



# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

10/065,723 11/13/2002	Kevin A. Batson	FIS920010179	6157
30449 7590 04/19/200	•	EXAMINER	
SCHMEISER, OLSEN + WAT	S	BAKER, ST	EPHEN M
3 LEAR JET LANE		ART UNIT	PAPER NUMBER
SUITE 201 LATHAM, NY 12110		2133	- THE ENTONIBER

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)
	10/065,723	BATSON ET AL.
Office Action Summary	Examiner	Art Unit
	Stephen M. Baker	2133
The MAILING DATE of this communication app Period for Reply	ears on the cover sheet with the c	orrespondence address
A SHORTENED STATUTORY PERIOD FOR REPLY THE MAILING DATE OF THIS COMMUNICATION.  - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication.  - If the period for reply specified above is less than thirty (30) days, a reply If NO period for reply is specified above, the maximum statutory period of Failure to reply within the set or extended period for reply will, by statute Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	36(a). In no event, however, may a reply be tim y within the statutory minimum of thirty (30) days vill apply and will expire SIX (6) MONTHS from , cause the application to become ABANDONEI	nely filed s will be considered timely. the mailing date of this communication. O (35 U.S.C. § 133).
Status		•
1) Responsive to communication(s) filed on 01 N	ovember 2001.	
	action is non-final.	•
3) Since this application is in condition for allowar	nce except for formal matters, pro	secution as to the merits is
closed in accordance with the practice under E	Ex parte Quayle, 1935 C.D. 11, 45	i3 O.G. 213.
Disposition of Claims		
4)⊠ Claim(s) <u>1-20</u> is/are pending in the application.		
4a) Of the above claim(s) is/are withdraw		
5) Claim(s) is/are allowed.		
6)⊠ Claim(s) <u>1-20</u> is/are rejected.		
7) Claim(s) is/are objected to.		
8) Claim(s) are subject to restriction and/o	r election requirement.	
Application Papers		
9) The specification is objected to by the Examine	r.	
10) The drawing(s) filed on is/are: a) acc		Examiner.
Applicant may not request that any objection to the		
Replacement drawing sheet(s) including the correct	ion is required if the drawing(s) is obj	ected to. See 37 CFR 1.121(d).
11)☐ The oath or declaration is objected to by the Ex	aminer. Note the attached Office	Action or form PTO-152.
Priority under 35 U.S.C. § 119		
12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of:  1. Certified copies of the priority documents 2. Certified copies of the priority documents 3. Copies of the certified copies of the priori	s have been received. s have been received in Application ity documents have been receive u (PCT Rule 17.2(a)).	on No ed in this National Stage
Attachment(s)		
1) Notice of References Cited (PTO-892)	4) Interview Summary	(PTO-413)
2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date	Paper No(s)/Mail Da	te atent Application (PTO-152)
	<del></del>	

Part of Paper No./Mail Date 041505

### **DETAILED ACTION**

## Claim Rejections - 35 USC § 103

- 1. The text of those sections of Title 35, U.S. Code not included in this action can be found in a prior Office action.
- 2. Claims 1-20 are rejected under 35 U.S.C. 103(a) as being unpatentable over U.S. Patent No. 5,319,589 to Yamagata *et al* (hereafter Yamagata) in view of U.S. Patent No. 5,134,585 to Murakami *et al* (hereafter Murakami).

Yamagata discloses a content-addressable memory with bitline replacement that uses a non-adjacent spare adjacent bitline. Referring to Fig. 16 of Yamagata, a "coupling circuit" 10 for coupling bitlines (DT0-DT35, DTS), and their complements, to data lines (IO0-IO35) is controlled by a "steering signal" (400-435) for each data line. Yamagata's "coupling circuit", in operation, "couples (to) a first respective bitline or to a second respective bitline based on a steering signal", however Yamagata's "first bitline" and the replacement "second bitline" (DTS) are non-adjacent, except in the case of one bitline (DT35). Yamagata further shows a circuit (500-535, 5S) that "maintains said first respective bitline at a desired potential after said data line is coupled to said second bitline" so that a faulty unselected bitline does not introduce noise in reading.

Yamagata's bitline coupling selection signals (NED) are controlled (Fig. 18) by a combination of fuse (46) and latch (47), thereby providing "fuse latches".

Murakami discloses a memory array with bitline replacement using adjacent bitlines (Fig. 8), which is a well-known functional equivalent alternative to using a non-

Application/Control Number: 10/065,723

Art Unit: 2133

adjacent spare bitline for bitline replacement. It would have been obvious to a person having ordinary skill in the art at the time the invention was made to modify Yamagata's memory chip by replacing the non-adjacent bitline sparing with Murakami's adjacent bitline sparing. Such a substitution would have been obvious because Murakami's adjacent bitline sparing was already a well-known functional equivalent alternative.

Regarding claims 4 and 13, for inverted bitlines (DT/0-DT/35), the "desired potential is ground".

## Response to Arguments

3. Applicant's arguments filed 01 November 2004 have been fully considered but they are not persuasive.

Applicant's remarks regarding Murakami are moot, as the rejection has been corrected to refer to Murakami's Fig. 8.

#### Conclusion

4. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Stephen M. Baker whose telephone number is (571) 272-3814. The examiner can normally be reached on Monday-Friday (11:00 AM - 7:30 PM).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Albert DeCady can be reached on (571) 272-3819. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Application/Control Number: 10/065,723

Art Unit: 2133

133

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Stephen M. Baker Primary Examiner Art Unit 2133 Page 4

smb